## Chapter 6 Combinational-Circuit Building Blocks

• Commonly used combinational building blocks in design of large circuits:

- Multiplexers
- Decoders
- Encoders
- Comparators
- Arithmetic circuits

#### **Multiplexers**

- A multiplexer (mux) has a number of data inputs, one or more select inputs, and one output.
- It selects and passes the signal value on one of the data inputs to the output.



Figure 6.1. A 2-to-1 multiplexer.



Figure 6.4. A 16-to-1 multiplexer using five 4-to-1 muxes

### **Multiplexers**

- Refer to Fig 6.5 and 6.6 for practical application of muxes in implementation of crossbars and programmable switches in FPGAs.
- General-purpose chips exist that contain muxes as their logic resources. Actel Corp and QuickLogic Corp offer FPGAs in which the logic block comprises muxes. TI offers gate array chips with mux based logic blocks.
- Muxes can also be used in a more general way to synthesize logic functions.

f

w <sub>1</sub> w <sub>2</sub>	f	W <sub>2</sub> W <sub>1</sub>
0 0 0 1 1 0 1 1	0 1 1 0	

(a) Implementation using a 4-to-1 mux





(c) Efficient implementation using 2-to-1 mux



(a) Original and modified truth tables



Figure 6.8. Implementation of the three-input majority function using a 4-to-1 multiplexer.



a 4-to-1 multiplexer.

# Shannon's Expansion for synthesis using muxes

- Allows functions to be synthesized using combination of muxes and other logic gates.
- Shannon's Expansion theorem allows any Boolean function *f* to be written in the form:

$$f(w_1, w_2, \ldots, w_n) = \overline{w}_1 \cdot f(0, w_2, \ldots, w_n) + w_1 \cdot f(1, w_2, \ldots, w_n)$$

Example: Shannon expansion of the majority function in terms of  $w_1$ 

$$f(w_1, w_2, w_3) = w_1 w_2 + w_1 w_3 + w_2 w_3 = \overline{w}_1 (w_2 w_3) + w_1 (w_2 + w_3)$$



### Shannon's Expansion for synthesis using muxes

- Shannon Expansion can be done in terms of more than one variable.
- If it is done on two variables the resulting expression could be implemented using a 4-to-1 mux.
- Note that if Shannon Expansion is done in terms of all *n* variables, then the result is the canonical SOP of the function.



Figure 6.13. Three input majority function using only 2-to-1 muxes



(a) Using a 2-to-1 multiplexer



(b) Using a 4-to-1 multiplexer

Figure 6.12. Synthesis of  $f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$ Chapter 6-10

### Decoders

- Decoders are used to decode encoded information.
- A *binary decoder* has *n* inputs and 2<sup>*n*</sup> outputs. Only one of the output lines is asserted at a time, and each output corresponds to one valuation of the inputs.
- A decoder also typically has an enable input, *En*, that is used to enable or disable the output.
- If En is deasserted (En = 0) none of the decoder outputs is asserted.
- If *En* is asserted (*En* = 1) the valuation  $w_{n-1}w_{n-2}...w_1w_0$  determines which of the output is asserted.
- An *n*-bit binary code in which exactly one of the bits is set to 1 at a time is called *one-hot encoded*.
- The outputs of a binary decoder are one-hot encoded.
- A decoder can be designed to have *active-high* or *active-low* outputs.

Chapter 6-11







Figure 6.16. A 2-to-4 decoder.

### Decoders



Figure 6.19. A 4-to-1 multiplexer built using a decoder.

Figure 6.20. A 4-to-1 multiplexer built using a decoder and tri-state buffers.

## Decoders

- One of the most important applications of decoders is for address decoding.
- The location of each row of memory cells is identified by its address.
- The first row has address 0 and the last row has address 2<sup>*m*</sup>-1, where *m* is the number of input signals used for addressing.
- Information stored in a row of memory cells can be accessed by asserting the corresponding select lines.
- A decoder with *m* inputs and 2<sup>*m*</sup> outputs is used to generate the select signals.



### Demultiplexers

- A *demultiplexer* (*demux*) circuit performs the opposite of a mux, i.e. switching the value of a single data input onto one of multiple data output lines.
- An n-to-2<sup>n</sup> decoder can be used as a 1-to-2<sup>n</sup> demux.
- However, in practice decoder circuits are used more often as decoders than as demuxes.

Example: a 2-to-4 decoder can be used as a 1-to-4 data demultiplexer.

In this case the *En* input serves as the data input for the demux, and the  $y_0$  to  $y_3$  outputs are the data outputs.

The valuation of  $w_1 w_0$  determines which of the outputs is set to the value of *En*.



### Encoders

- An *encoder* performs the opposite function of a decoder. Often it is used to encode a given information into a more compact form.
- A *binary encoder* encodes data from 2<sup>n</sup> inputs into an *n-bit* code. Exactly one of the input lines should have a value of 1, i.e. the input should be one-hot encoded data. The outputs present the binary number that identifies which input is 1.
- In binary encoders, all input patterns that have multiple 1s are not legal input code and hence are treated as don't-care conditions.
- Encoders are used to reduce the number of bits needed to represent given information, for example:
  - Helps reduce number of wires in a transmission link
  - Helps reduce number of bits in data storage



W3

(b) Circuit

Figure 6.23. A 4-to-2 binary encoder.

*Y*1

## **Priority Encoders**

- In a priority encoder each input has a priority level associated with it.
- The encoder output indicates the active input that has the highest priority.
- When an input with a high priority is asserted, the other inputs with lower priority are ignored.

Example: In the 4-to-2 priority encoder truth table (Fig 6.24) we assume  $w_0$  has the lowest priority and  $w_3$  has the highest priority.

The outputs  $y_1$  and  $y_0$  represent the binary number that identifies the highest priority input set to 1.

Since it is possible that all of the inputs could be left de-asserted (i.e. equal to 0), an output z is provided to indicate this condition.

z is set to 1 when at least one of the inputs is equal to 1. It is set to 0 when all inputs are equal to 0.

When z = 0, the outputs  $y_1$  and  $y_0$  are meaningless (don't cares).

Chapter 6-19

## **Priority Encoders**

- A logical circuit that implements the truth table can be synthesized by using the techniques studied earlier.
- A more convenient way is to define a set of intermediate signals, *i<sub>0</sub>, …, i<sub>3</sub>*, such that each signal *i<sub>k</sub>* is equal to 1 only if the input with the same index, *w<sub>k</sub>*, represents the highest-priority input that is set to 1.
  - Thus,  $i_0 = \overline{w}_3 \overline{w}_2 \overline{w}_1 w_0$  $i_1 = \overline{w}_3 \overline{w}_2 w_1$

$$i_2 = \overline{w}_3 w_2$$
$$i_3 = w_3$$

W <sub>3</sub>	<i>W</i> <sub>2</sub>	<b>W</b> <sub>1</sub>	<i>W</i> <sub>0</sub>	У <sub>1</sub>	<i>Y</i> <sub>0</sub>	Ζ
0	0	0	0	d	d	0
Ō	Ō	Ō	1	Õ	Õ	1
0	0	1	Х	0	1	1
0	1	Х	Х	1	0	1
1	Х	Х	Х	1	1	1

Figure 6.24. Truth table for a 4-to-2 priority encoder.

 Using the intermediate signals, the circuit for the priority encoder will have the same structure as the binary encoder in Fig 6.23 with

$$y_0 = i_1 + i_3$$
  

$$y_1 = i_2 + i_3$$
  
and  $z = i_0 + i_1 + i_2 + i_3$ 

## BCD-to-7-segment code converter

- Converts binary-coded-decimal (BCD) code into signals suitable for driving seven-segment displays.
- For each valuation of inputs w<sub>3</sub>, ..., w<sub>0</sub>, the seven outputs are set to display the appropriate BCD digit. (see below)
- Note that the last 6 rows of the truth table are left as don't cares as they don't correspond to legal BCD codes.



Figure 6.25. A BCD-to-7-segment display code converter.

Chapter 6-21

## **Arithmetic Comparison Circuits**

- A comparator compares the relative sizes of two numbers.
- Consider a comparator that has two n-bit inputs, A and B, which represent unsigned binary numbers. It produces three outputs:
  - AeqB which is set to 1 if A = B
  - *AgtB* which is set to 1 if *A* > *B*
  - *AltB* which is set to 1 if *A* < *B*
- The desired comparator can be designed by creating a truth table that specifies the three outputs as a function of A and B.
- However, even for moderate values of *n*, the truth table is large.
- Alternatively, Let n = 4,  $A = a_3 a_2 a_1 a_0$  and  $B = b_3 b_2 b_1 b_0$
- Define intermediate signals i<sub>3</sub>, i<sub>2</sub>, i<sub>1</sub>, and i<sub>0</sub>. Each signal i<sub>k</sub> is 1 if the bits of A and B with the same index are equal, i.e. i<sub>k</sub> = a<sub>k</sub> ⊕ b<sub>k</sub>
- Thus, the comparator outputs are given by:

 $AeqB = i_3 i_2 i_1 i_0$   $AgtB = a_3 \overline{b}_3 + i_3 a_2 \overline{b}_2 + i_3 i_2 a_1 \overline{b}_1 + i_3 i_2 i_1 a_0 \overline{b}_0$  $AtlB = \overline{AeqB + AgtB}$ 



## **Ripple-Carry Adder**

- Cascade *n* full-adders using the carry signals to implement an *n*-bit adder.
- The carry bit propagates from lower to higher significant adder units.
- Each adder introduces a time delay, say  $\Delta t$ , before its  $s_i$  and  $c_{i+1}$  outputs are valid.
- The delay for the complete sum and carry out to be available is  $n\Delta t$ .
- The circuit is called *ripple-carry adder* because of the way the carry signals "ripple" through the full adder stages.



Figure 5.6. An *n*-bit ripple-carry adder.

```
Chapter 6-25
```

## n-bit Adder Application Example

- Build a circuit that multiplies an eight-bit unsigned number by 3.
- Let,  $A = a_7 a_6 \dots a_1 a_0$  denote the number and  $P = p_0 p_1 \dots p_1 p_0$  denote the product P = 3A. Note that 10 bits are needed to represent the product.



Figure 5.7. Circuit that multiplies an eight-bit unsigned number by 3.



Figure 5.13. Adder/subtractor unit.

If we assume that the n-bit adder is a ripple-carry adder, what is the worst case propagation delay?

The delay for c<sub>out</sub> signal in a full adder is 2 gate delays.

For n-bit full adder the total delay is thus  $n\Delta t = 2n$  gate delays. If we assume the delay contribution by the XOR gates at the inputs to be

about one gate delay, the total worst case delay would be 2n+1 gate delays

Chapter 6-27

### Carry-Lookahead Adder

- To reduce the delay caused by the effect of carry propagation through the ripple-carry adder, for each stage we can attempt to evaluate on the spot whether the carry-in from the previous stage will have a value of 1 or 0.
- So this scheme will avoid the waiting of carries to ripple through the cascade network as it is the case in the ripple-carry adder.
- The carry-out function for stage *i* can be realized as:

$$\begin{aligned} & C_{i+1} = x_i y_i + x_i c_i + y_i c_i \\ & C_{i+1} = x_i y_i + (x_i + y_i) c_i \\ & C_{i+1} = g_i + p_i c_i \end{aligned}$$

where generate  $(g_i)$  and propagate  $(p_i)$  functions are defined as:

 $g_i = x_i y_i$  $p_i = x_i + y_i$ 

- Thus, *g<sub>i</sub>* is 1 when both *x<sub>i</sub>* and *y<sub>i</sub>* are equal, regardless of the value of the incoming carry *c<sub>i</sub>* to this stage.
- The effect of  $p_i$  is, if it is equal to 1 then a carry-in of  $c_i = 1$  will be propagated through stage *i*.

## Carry-Lookahead Adder

• Expanding  $c_{i+1}$  in terms of  $c_{i-1}$  gives:

$$c_{i+1} = g_i + p_i c_i = g_i + p_i (g_{i-1} + p_{i-1} c_{i-1})$$

$$= g_i + p_i g_{i-1} + p_i p_{i-1} c_{i-1}$$

• If we continue the expansion until we end with stage 0, we obtain:

 $c_{i+1} = g_i + p_i g_{i-1} + p_i p_{i-1} g_{i-2} + \ldots + p_i p_{i-1} \ldots p_2 p_1 g_0 + p_i p_{i-1} \ldots p_2 p_1 g_0 c_0$ This expansion represents a 2-level AND-OR realization in which  $c_{i+1}$  is evaluated very quickly. The adder based on this expansion is called *carry-lookahead adder*.

- The speed of a circuit is limited by the longest delay along the paths through the circuit, often referred to as the *critical-path delay*, and the path that causes this delay is called the *critical path*.
- The slow speed of ripple-carry adder is due to the long path along which a carry must propagate (see Fig 5.15). The critical path is from  $x_0$  and  $y_0$  to  $c_2$ . It passes through 5 gates as highlighted in blue. Thus, for an *n*-bit ripple-carry adder the total delay along the critical path is 2n+1.
- For the carry-lookahead adder (see Fig 5.16), the critical path for producing  $c_2$  is the same as that for  $c_1$ , it is just 3 gate delays. Extending to *n* bits, the final carry-out  $c_n$  would also be produced after 3 gate delays.



Figure 5.15. A ripple-carry adder based on expression 5.3.

Figure 5.16. The first two stages of a carrylookahead adder. Chapter 6-30



## A hierarchical adder design





Chapter 6-33

## **BCD** Addition

- Care has to be taken when adding two BCD digits since the sum may become invalid (i.e. exceed 9).
- Let  $X = x_3 x_2 x_1 x_0$  and  $Y = y_3 y_2 y_1 y_0$  represent two BCD digits and let  $S = s_3 s_2 s_1 s_0$  be the desired sum digit, S = X + Y.
- If  $X + Y \le 9$ , then the addition is just like addition of two 4-bit unsigned numbers.
- But, if *X* + *Y* > 9, then the result requires two BCD digits, moreover the 4-bit sum obtained from the 4-bit adder may be incorrect. Thus in this case a correction needs to be applied to the result.
- The necessary correction arises from the fact that 4-bit binary addition is a modulo-16 scheme, whereas decimal addition is a modulo-10 scheme.
- Therefore, a correct decimal digit can be generated by adding 6 to the result of the 4-bit addition whenever it exceeds 9.

```
Z = X + Y
If Z \le 9, then S = Z and carry-out = 0
if Z > 9, then S = Z + 6 and carry-out = 1
```

### **BCD** Addition





 $x_3 x_2 x_1 x_0$ 

Figure 5.36. Block diagram for a one-digit BCD adder.

Figure 5.38. Circuit for a one-digit BCD adder.

Chapter 6-35

## **Design Using CAD Tools**

- Schematic capture tools provide a library of graphical symbols that represent basic logic gates. These gates are used to create schematics of relatively simple circuits.
- Most tools also provide a library of commonly used circuits or modules, such as adders. Each module can be imported into a schematic as part of a larger circuit.
- In some CAD systems such modules are called macrofunctions or megafunctions.
- Two main types of *macrofunctions*:
  - 1. Technology-dependent macrofunction designed for specific type of chip
  - 2. Technology-independent macrofunction can be implemented in any type of chip.
- Library of Parameterized Modules (LPM) is included as part of the Quartus II CAD system.
  - Each module in the library is technology independent
  - Each module is *parameterized*, i.e. it can be used in a variety of ways that can be configured by using the CAD tools.

## **Design Using CAD Tools**

- Example: The library includes an n-bit adder/subtractor module, named *lpm\_add\_sub*.
  - Important parameters:
    - LPM\_WIDTH : specifies the number of bits, n, in the adder
    - LPM\_REPRESENTATION : specifies whether to use signed or unsigned integers. This affects only the way the module determines overflow.



Figure 5.20. Schematic using an LPM adder/subtractor module, with LPM\_WIDTH = 16, and signed representation

Chapter 6-37

## **Design Using CAD Tools**

Mas	ter Time Bar: 16	0.93 ns 🔸 F	ointer: 84.	4 ns Inte	rval:  -76.5	3 ns Sta	art: E	ind:	
		Volue et	0 ps	1	30,0 ns		200.0 ns	300.0 ns	
	Name Value at 160.93 ns		160.93 ns						
D)	Ξ×	H 3FFF		0000		X	3FFF	X 7FFF	
	ΞY	H 0001	0000	X		0	001		
1	🖭 S	H 4000	0000	X	0001		4000	X 8000 X	
0	Cout	UO							
0	Overflow	UO							

Figure 5.21. Simulation results for the LPM adder.

## n-bit adder in VHDL

• Hierarchical design of an *n*-bit ripple-carry adder using *n instances* of full-adders.

LIBRARY ieee ; USE ieee.std\_logic\_1164.all ; ENTITY fulladd IS PORT ( Cin, x, y : IN STD\_LOGIC ; s, Cout : OUT STD\_LOGIC ) ; END fulladd ; ARCHITECTURE LogicFunc OF fulladd IS BEGIN s <= x XOR y XOR Cin ; Cout <= (x AND y) OR (Cin AND x) OR (Cin AND y) ; END LogicFunc ;

Figure 5.22. VHDL code for the full-adder.

Chapter 6-39

### n-bit adder in VHDL



## VHDL package

- **Package** allows VHDL constructs to be defined in one source file and then be used in other source code files.
- Data type declarations and component declarations are example constructs that are often placed in a package.
- The package declaration can be stored in a separate file or in the same source code with designs that use the package.
- Example in the *fulladd\_package* below the *fulladd* component is declared.



Figure 5.24. Declaration of a package.

Chapter 6-41

## Using packages

LIBRARY ieee ;							
USE ieee.std logic 1164.all;							
USE work.fulladd package.all ;	X, Y, S defined as						
	multi-bit signals						
ENTITY adder4 IS							
PORT (Cin : IN STD_LOGIC;							
X, Y : IN STD_LOGIC_VEC	FOR(3 DOWNTO 0);						
S : OUT STD_LOGIC_VEC	FOR(3 DOWNTO 0);						
Cout : OUT STD LOGIC);							
END adder4;							
ARCHITECTURE Structure OF adder4 IS							
SIGNAL C : STD_LOGIC_VECTOR(1 TO 3);							
BEGIN							
stage0: fulladd PORT MAP (Cin, X(0), Y(0), S(0	)), C(1) );						
stage1: fulladd PORT MAP (C(1), X(1), Y(1), S(	1), C(2) );						
stage2: fulladd PORT MAP (C(2), X(2), Y(2), S(	2), C(3) ) ;						
stage3: fulladd PORT MAP (C(3), X(3), Y(3), S(	(3), Cout );						
END Structure ;							

### Using the + operator

- VHDL provides arithmetic, logical and other operators.
- Since std\_logic\_1164 package does not specify that STD\_LOGIC signals can be used with arithmetic operators, the package named std\_logic\_signed with STD\_LOGIC\_VECTOR signals or std\_logic\_arith with SIGNED signals could be used.
- When the code is compiled it generates an adder circuit to implement the + operator. When using the Quartus II CAD system, the adder used by the compiler is actually *lpm\_add\_sub* module.



Figure 5.27. VHDL code for a 16-bit adder.

Chapter 6-43

### Adder with carry and overflow

```
LIBRARY icee ;

USE ieee.std_logic_l164.all ;

USE ieee.std_logic_signed.all ;

ENTITY adder16 IS

PORT ( Cin : IN STD_LOGIC ;

X, Y : IN STD_LOGIC_VECTOR(15 DOWNTO 0) ;

S : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ;

Cout, Overflow : OUT STD_LOGIC ) ;

END adder16 ;

ARCHITECTURE Behavior OF adder16 IS

SIGNAL Sum : STD_LOGIC_VECTOR(16 DOWNTO 0) ;

BEGIN

Sum <= ('0' & X) + ('0' & Y) + Cin ;

S <= Sum(15 DOWNTO 0) ;

Cout <= Sum(16) ;

Overflow <= Sum(16) XOR X(15) XOR Y(15) XOR Sum(15) ;

END Behavior ;
```



## Adder with carry and overflow

LIBRARY ieee ; USE ieee.std_logic_1164.all ; USE ieee.std_logic_arith.all ;								
ENTITY adder16 IS								
PORT ( Cin	: IN	STD LOGIC ;						
X, Y	: IN	SIGNED(15 DOWNTO 0);						
S	: OUT	SIGNED(15 DOWNTO 0);						
Cout, Overflow	: OUT	STD_LOGIC);						
END adder16;								
ARCHITECTURE Behavior OF a SIGNAL Sum : SIGNED(10	adder16 IS 6 DOWNT	O 0);						
BEGIN								
$Sum \le ('0' \& X) + Y + Cin$	;							
$S \le Sum(15 DOWNTO 0)$	$S \le Sum(15 DOWNTO 0);$							
$Cout \leq Sum(16);$								
Overflow <= Sum(16) XOR	X(15) XC	OR Y(15) XOR Sum(15);						
END Behavior;								

Figure 5.29. Use of the arithmetic package.

Chapter 6-45

## One-digit BCD Adder

```
LIBRARY ieee ;

USE ieee.std_logic_1164.all ;

USE ieee.std_logic_unsigned.all ;

ENTITY BCD IS

PORT (X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0);

S : OUT STD_LOGIC_VECTOR(4 DOWNTO 0));

END BCD ;

ARCHITECTURE Behavior OF BCD IS

SIGNAL Z : STD_LOGIC_VECTOR(4 DOWNTO 0) ;

SIGNAL Adjust : STD_LOGIC ;

BEGIN

Z <= ('0' \& X) + Y;

Adjust <= '1' WHEN Z > 9 ELSE '0' ;

S <= Z WHEN (Adjust = '0') ELSE Z + 6 ;

END Behavior ;
```

Figure 5.37. VHDL code for a one-digit BCD adder.

### Comparator design using subtractor

The following circuit shows how the Z, N, and V signals can be used to determine the comparator outputs: X = Y, X < Y,  $X \le Y$ , X > Y,  $X \ge Y$ 





Chapter 6-47

### Comparator design using subtractor

LIBRARY ieee ; USE ieee.std_logic_1164.all ; USE work.fulladd_package.all ;
ENTITY comparator IS PORT ( X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ; V, N, Z : OUT STD_LOGIC ) ; END comparator :
END comparator,
ARCHITECTURE Structure OF comparator IS SIGNAL S : STD_LOGIC_VECTOR(3 DOWNTO 0) ; SIGNAL C : STD_LOGIC_VECTOR(1 TO 4) ; BEGIN
stage0: fulladd PORT MAP ( '1', X(0), NOT Y(0), S(0), C(1) ) ; stage1: fulladd PORT MAP ( C(1), X(1), NOT Y(1), S(1), C(2) ) ; stage2: fulladd PORT MAP ( C(2), X(2), NOT Y(2), S(2), C(3) ) ; stage3: fulladd PORT MAP ( C(3), X(3), NOT Y(3), S(3), C(4) ) ; V <= C(4) XOR C(3) ;
Z <= '1' WHEN S(3 DOWNTO 0) = "0000" ELSE '0':
END Structure ;

### Comparator design using subtractor

```
LIBRARY icee ;

USE icee.std_logic_l164.all ;

USE icee.std_logic_signed.all ;

ENTITY comparator IS

PORT (X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;

V, N, Z : OUT STD_LOGIC ) ;

END comparator ;

ARCHITECTURE Behavior OF comparator IS

SIGNAL S : STD_LOGIC_VECTOR(4 DOWNTO 0) ;

BEGIN

S <= ('0' & X) - Y ;

V <= S(4) XOR X(3) XOR Y(3) XOR S(3) ;

N <= S(3) ;

Z <= '1' WHEN S(3 DOWNTO 0) = 0 ELSE '0';

END Behavior ;
```

Figure 5.44. Behavioral VHDL code for the comparator circuit.

Chapter 6-49

## Selected Signal Assignment

- Selected signal assignment allows a signal to be assigned one of several values, based on a selection criteria. It begins with the construct 'WITH s SLECT' where s is used for a selection criterion.
- WHEN clause must be included for every possible value of s.
- Keyword OTHERS is a convenient way to account for all logic values that are not explicitly listed in a WHEN clause.

```
LIBRARY ieee ;

USE ieee.std_logic_1164.all ;

ENTITY mux2to1 IS

PORT ( w0, w1, s : IN STD_LOGIC ;

f : OUT STD_LOGIC ) ;

END mux2to1 ;

ARCHITECTURE Behavior OF mux2to1 IS

BEGIN

WITH s SELECT

f <= w0 WHEN '0',

w1 WHEN OTHERS ;

END Behavior ;
```

Figure 6.27. VHDL code for a A 2-to-1 multiplexer.

## 4-to-1 MUX in VHDL

LIBRARY ieee ;
USE ieee.std logic 1164.all;
ENTITY mux4to1 IS
PORT (w0, w1, w2, w3 : IN STD LOGIC ;
s : IN STD LOGIC VECTOR(1 DOWNTO 0);
f : OUT STD LOGIC);
END mux4to1;
ARCHITECTURE Behavior OF mux4to1 IS
BEGIN
WITH s SELECT
$f \leq w0$ WHEN "00".
w1 WHEN "01".
w2 WHEN "10".
w3 WHEN OTHERS
END Behavior;

Figure 6.28. VHDL code for a 4-to-1 multiplexer (Part a).



Figure 6.28. VHDL code for a 4-to-1 multiplexer (Part b).

Hierarchical 16-to-1 MUX LIBRARY ieee ; USE ieee.std logic 1164.all; LIBRARY work ; USE work.mux4to1\_package.all; ENTITY mux16to1 IS STD\_LOGIC\_VECTOR(0 TO 15); STD\_LOGIC\_VECTOR(3 DOWNTO 0); PORT (w : IN s : IN f:OUT STD LOGIC); END mux16to1; ARCHITECTURE Structure OF mux16to1 IS SIGNAL m: STD LOGIC VECTOR(0 TO 3); BEGIN Mux1: mux4to1 PORT MAP ( w(0), w(1), w(2), w(3), s(1 DOWNTO 0), m(0) ); Mux2: mux4to1 PORT MAP ( w(4), w(5), w(6), w(7), s(1 DOWNTO 0), m(1) ); Mux3: mux4to1 PORT MAP ( w(8), w(9), w(10), w(11), s(1 DOWNTO 0), m(2) ); Mux4: mux4to1 PORT MAP ( w(12), w(13), w(14), w(15), s(1 DOWNTO 0), m(3) ); Mux5: mux4to1 PORT MAP ( m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f ); END Structure ; Figure 6.29. Hierarchical code for a 16-to-1 multiplexer.

## 2-to-4 binary decoder

LIBRARY ieee ;							
USE ieee.std logic 1164.all;							
ENTITY dec2to4 IS							
PORT ( w : IN STD LOGIC VECTOR(1 DOWNTO 0) :							
En IN STD LOGIC							
v = OUT STD LOGIC VECTOR(0 TO 3))							
FND dee2ted ·							
ARCHITECTURE Behavior OF dec2to4 IS							
SIGNAL Enw : STD_LOGIC_VECTOR(2 DOWNTO 0) :							
BEGIN							
$F_{nw} \leq F_{n} \& w$ use VHDL concatenate ( $\&$ ) operator							
WITH Fnw SFI FCT							
$_{\rm W1111}$ Enw SEEDC1 $_{\rm W} <-$ "1000" WHEN "100"							
y <= 1000 WHEN 100 , "0100" WHEN "101"							
0100 WHEN 101,							
"0010" WHEN "110",							
"0001" WHEN "111",							
"0000" WHEN OTHERS ; i.e for cases when En=0							
END Behavior;							

Figure 6.30. VHDL code for a 2-to-4 binary decoder.

Chapter 6-53

## **Conditional Signal Assignment**

- Similar to the selected signal assignment, a *conditional signal* assignment allows a signal to be set to one of several values.
- WHEN ... ELSE clause is used for conditional signal assignment.
- The priority level associated with each *WHEN* clause in the conditional signal assignment is a key difference from the selected signal assignment, which has no such priority.

```
LIBRARY ieee ;

USE ieee.std_logic_1164.all ;

ENTITY mux2to1 IS

PORT (w0, w1, s : IN STD_LOGIC ;

f : OUT STD_LOGIC ) ;

END mux2to1 ;

ARCHITECTURE Behavior OF mux2to1 IS

BEGIN

f <= w0 WHEN s = '0' ELSE w1 ;

END Behavior ;
```

#### Figure 6.31. A 2-to-1 multiplexer using a conditional signal assignment.

## 4-to-2 priority encoder

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	LIBRARY ieee ; USE ieee.std_logic_1164.all ; ENTITY priority IS PORT ( w : IN STD_LOGIC_VECTOR(3 DOWNTO y : OUT STD_LOGIC_VECTOR(1 DOWNTO z : OUT STD_LOGIC ) ; END priority ; ARCHITECTURE Behavior OF priority IS BEGIN $y \le $ "11" WHEN w(3) = '1' ELSE "10" WHEN w(2) = '1' ELSE "01" WHEN w(1) = '1' ELSE "00" ; $z \le $ '0' WHEN w = "0000" ELSE '1' ; END Behavior ;	)); )0);
	Figure 6.32. VHDL code for a priority encoder.	
	Chapter	<sup>.</sup> 6-55
LIBRARY ieee USE ieee.std_lo	e; ogic_1164.all;	
ENTITY priorit PORT ( END priority ;	ty IS w : IN STD_LOGIC_VECTOR(3 DOWNTO 0); y : OUT STD_LOGIC_VECTOR(1 DOWNTO 0); z : OUT STD_LOGIC );	
ARCHITECTU BEGIN WITH w S y <=	JRE Behavior OF priority IS SELECT = "00" WHEN "0001", "01" WHEN "0010", "01" WHEN "0011", "10" WHEN "0100", "10" WHEN "0101", "10" WHEN "0111", "10" WHEN "0111", "11" WHEN OTHERS ;	

### Comparator using relational operator

- Use the package named std\_logic\_unsigned to allow the use of relational operators on UNSIGNED binary numbers.
- Alternately, we can use the package named std\_logic\_arith for both UNSIGNED and SIGNED data types.
- The VHDL compiler instantiates a predefined module to implement each of the comparison operations.

LIBRARY ieee ;	LIBRARY ieee ;
USE ieee.std_logic_1164.all ;	USE ieee.std_logic_1164.all ;
USE ieee std_logic_unsigned all :	USE ieee.std_logic_arith all ;
ENTITY compare IS	ENTITY compare IS
PORT (A, B : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;	PORT (A, B : IN SIGNED(3 DOWNTO 0);
AeqB, AgtB, AltB : OUT STD_LOGIC ) ;	AeqB, AgtB, AltB : OUT STD_LOGIC);
END compare ;	END compare ;
ARCHITECTURE Behavior OF compare IS	ARCHITECTURE Behavior OF compare IS
BEGIN	BEGIN
AeqB <= '1' WHEN A = B ELSE '0';	AeqB <= '1' WHEN A = B ELSE '0' ;
AgtB <= '1' WHEN A > B ELSE '0';	AgtB <= '1' WHEN A > B ELSE '0' ;
AltB <= '1' WHEN A < B ELSE '0';	AltB <= '1' WHEN A < B ELSE '0' ;
END Behavior;	END Behavior ;
Figure 6.34. VHDL code for a four-bit	Figure 6.35. The code from Figure 6.34 for

comparator.

signed numbers.

**Generate Statements** VHDL provides the 'FOR GENERATE' and 'IF GENERATE' statements for describing regularly structured hierarchical code. LIBRARY ieee ; USE ieee.std logic 1164.all; USE work.mux4to1 package.all; ENTITY mux16to1 IS PORT ( w : IN s : IN STD\_LOGIC\_VECTOR(0 TO 15); STD LOGIC VECTOR(3 DOWNTO 0); f : OUT STD LOGIC); END mux16to1; ARCHITECTURE Structure OF mux16to1 IS SIGNAL m : STD LOGIC VECTOR(0 TO 3); BEGIN G1: FOR i IN 0 TO 3 GENERATE Muxes: mux4to1 PORT MAP ( w(4\*i), w(4\*i+1), w(4\*i+2), w(4\*i+3), s(1 DOWNTO 0), m(i) ); **END GENERATE** ; Mux5: mux4to1 PORT MAP ( m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f ); END Structure ;

LIBRARY ieee : USE ieee.std logic 1164.all; ENTITY dec4to16 IS STD LOGIC VECTOR(3 DOWNTO 0); PORT ( W : IN En : IN STD LOGIC: : OUT STD LOGIC VECTOR(0 TO 15)); У END dec4to16 : **ARCHITECTURE Structure OF dec4to16 IS** COMPONENT dec2to4 PORT ( : IN STD LOGIC VECTOR(1 DOWNTO 0); W STD LOGIC; En : IN : OUT STD LOGIC VECTOR(0 TO 3) ); y END COMPONENT ; SIGNAL m : STD LOGIC VECTOR(0 TO 3); BEGIN G1: FOR i IN 0 TO 3 GENERATE Dec ri: dec2to4 PORT MAP ( w(1 DOWNTO 0), m(i), y(4\*i TO 4\*i+3); G2: IF i=3 GENERATE Dec left: dec2to4 PORT MAP ( w(i DOWNTO i-1), En, m ); END GENERATE ; END GENERATE ; END Structure ;



## Concurrent vs. Sequential Assignment Statements

- Concurrent assignment statements has the property that the order in which they
  appear in VHDL code does not affect the meaning of the code. Examples of such
  statements:
  - Simple assignment statements (for logic or arithmetic expressions)
  - Selected assignment statements
  - Conditional assignment statements
- **Sequential assignment statements** the ordering of the statements may affect the meaning of the code. Examples:
  - IF ... THEN ... ELSE statement
  - CASE statement
- VHDL requires that sequential assignment statements be placed inside process statement, that begins with the PROCESS keyword followed by a parenthesized list of signals, called sensitivity list.
  - For a combinational circuit the sensitivity list includes all input signals that are used inside the process.
  - When there is a change in the value of any signal in the process's sensitivity list the process becomes *active*. Once active the statements inside the process are evaluated in sequential order.
  - Any assignment made to signals inside the process are not visible outside the process until all of statements in the process have been evaluated.
  - If there are multiple assignments to the same signal, only the last one has any visible effect.
  - While statements in a process are sequential, the process statement itself is a concurrent statement.
  - A process statement is translated by the VHDL compiler into logic equations.

## 2-to-1 MUX using if...then...else

```
LIBRARY ieee;
      USE ieee.std logic 1164.all;
      ENTITY mux2to1 IS
           PORT ( w0, w1, s : IN
                                     STD LOGIC;
                    f
                              : OUT STD LOGIC);
      END mux2to1;
      ARCHITECTURE Behavior OF mux2to1 IS
      BEGIN
           PROCESS (w0, w1, s)
           BEGIN
               IF s = '0' THEN
                    f \le w0;
               ELSE
                    f \le w1:
               END IF;
           END PROCESS ;
      END Behavior;
                                                              Chapter 6-61
Figure 6.38. A 2-to-1 multiplexer specified using an if-then-else statement
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;
 ENTITY mux2to1 IS
     PORT (w0, w1, s
                           : IN
                                     STD LOGIC;
              f
                           : OUT
                                     STD LOGIC);
 END mux2to1;
 ARCHITECTURE Behavior OF mux2to1 IS
 BEGIN
                                                      Actual assignment for f
     PROCESS (w0, w1, s)
                                                      is scheduled to occur
     BEGIN
                                                      after all of the assignments
          f \le w0;
                           -- assign default value for f
                                                      in the process have been
          IF s = '1' THEN
                                                      evaluated.
              f \le w1;
```

Figure 6.39. Alternative code for a 2-to-1 multiplexer using an if-then-else statement.

END IF ; END PROCESS ;

END Behavior;

### Priority encoder using if...then...else

```
LIBRARY ieee ;
USE ieee.std logic 1164.all;
ENTITY priority IS
                    STD LOGIC VECTOR(3 DOWNTO 0);
     PORT (w : IN
            y : OUT STD LOGIC VECTOR(1 DOWNTO 0);
            z : OUT STD LOGIC);
END priority;
ARCHITECTURE Behavior OF priority IS
BEGIN
     PROCESS (w)
     BEGIN
          IF w(3) = '1' THEN
               y <= "11" ;
          ELSIF w(2) = '1' THEN
               y <= "10";
          ELSIF w(1) = '1' THEN
               y <= "01";
                                                            VHDL syntax does not allow
          ELSE
                                                            conditional assignment
               y <= "00" ;
                                                            statement or selected
          END IF;
                                                            assignment statement to
     END PROCESS ;
                                                            appear inside a process.
     z <= '0' WHEN w = "0000" ELSE '1' ;
END Behavior;
```



```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY priority IS
                       STD LOGIC VECTOR(3 DOWNTO 0);
    PORT ( w : IN
            y : OUT
                       STD LOGIC VECTOR(1 DOWNTO 0);
            z : OUT STD_LOGIC);
END priority;
ARCHITECTURE Behavior OF priority IS
BEGIN
    PROCESS (w)
    BEGIN
        y <= "00" :
        IF w(1) = '1' THEN y \le "01"; END IF;
        IF w(2) = '1' THEN y \leq "10"; END IF;
        IF w(3) = '1' THEN y <= "11"; END IF;
        z \le '1';
        IF w = "0000" THEN z <= '0'; END IF;
    END PROCESS ;
END Behavior;
```

Figure 6.41. Alternative code for the priority encoder.

## 1-bit equality comparator



### **CASE** Statement

- The *case* statement is similar to a selected signal assignment in that it has a selection signal and includes WHEN clauses for various valuations of this selection signal.
- The case statement must include a WHEN clause for all possible valuations of the selection signal.

```
LIBRARY ieee ;
USE ieee.std logic 1164.all;
ENTITY mux2to1 IS
     PORT (w0, w1, s : IN STD LOGIC ;
           f
                    : OUT STD LOGIC);
END mux2to1;
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
     PROCESS (w0, w1, s)
     BEGIN
          CASE s IS
               WHEN '0' =>
                    f \le w0;
               WHEN OTHERS =>
                    f \le w1;
          END CASE ;
     END PROCESS ;
END Behavior ;
```

Figure 6.45. A case statement that represents a 2-to-1 multiplexer.

### Process for 2-to-4 binary decoder

LIBRARY ieee ; USE ieee.std logic 1164.all; ENTITY dec2to4 IS PORT ( w : IN STD LOGIC VECTOR(1 DOWNTO 0); w : IN En : IN STD LOGIC; : OUT STD LOGIC VECTOR(0 TO 3)); У END dec2to4; ARCHITECTURE Behavior OF dec2to4 IS BEGIN PROCESS (w, En) BEGIN IF En = '1' THEN CASE w IS WHEN OTHERS  $\Rightarrow$  y  $\leq$  "0001"; END CASE ; ELSE y <= "0000" ; END IF; END PROCESS ; END Behavior ;

Figure 6.46. A process statement that describes a 2-to-4 binary decoder.

Chapter 6-67

### BCD-to7-segment decoder

-		NO N1 N2 N3	a b c f g			f e	g d	b c		
W3	<i>w</i> <sub>2</sub>	<i>w</i> 1	w <sub>0</sub>	а	b	с	d	е	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
Fi	Figure 6.25. A BCD-to-7-segment									
		and	July C	out v	- OII					

LIBRARY ieee ;										
USE ieee.std logic 1164.all;										
ENTITY seg7 IS										
PORT (bcd : IN STD L	PORT (bed · IN STD LOGIC VECTOR(3 DOWNTO 0) ·									
leds : OUT STD	LOGIC	VECTO	R(1 T)	(0,7):						
END seg7			(	,,,,						
ARCHITECTURE Behavior OF	seg7 IS									
BEGIN	305/10									
PROCESS ( bcd )										
BEGIN										
CASE bed IS				abcdefg						
WHEN "0000"	=> leds		<=	"1111110" ·						
WHEN 0000	-> 1cus		~	"0110000",						
WHEN 0001	= leds		<=	"0110000";						
WHEN "0010"	=> leds		<=	"1101101";						
WHEN "0011"	=> leds		<=	"1111001";						
WHEN "0100"	=> leds		<=	"0110011";						
WHEN "0101"	=> leds		<=	"1011011";						
WHEN "0110"	=> leds		<=	"1011111";						
WHEN "0111"	=> leds		<=	"1110000";						
WHEN "1000"	=> leds		<=	"11111111";						
WHEN "1001"	=> leds		<=	"1110011";						
WHEN OTHER	S	=> leds	<=	"";						
END CASE ;										
END PROCESS ;										
END Behavior										



### Arithmetic Logic Unit (ALU)

		LIBRARY ieee;		
		USE ieee.std_logic_1164.all;		
		USE ieee.std_logic_unsigned.all;		
The functionality of the 74381 ALU.		ENTITY atu IS PORT ( s : IN STD_LOGIC_VECTOR(2 DOWNTO 0); A, B : IN STD_LOGIC_VECTOR(3 DOWNTO 0); F : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)); END alu;		
Inputs S2 S1 20	Outputs F	ARCHITECTURE Behavior OF alu IS BEGIN		
000	0000	PROCESS (s, A, B)		
001	B - A	BEGIN		
010	A = B	CASE s IS		
011	A L R	WHEN "000" => F <= "0000" ·		
400	A+B	WHEN "001" =>		
100	A KOR B	$F \leq B - A;$		
101	A  OR  B	WHEN "010" =>		
110	A AND B	$F \le A - B;$		
111	1111	WHEN "011" => $\Gamma < \tau \land + D$		
		V = A + B, WHEN "100" =>		
Figure 6.48. Code that represents the functionality of the 74381 ALU chip.		$F \le A XOR B$ ;		
		WHEN "101" =>		
		$F \leq A OR B;$		
		WHEN "110" =>		
		$F \le A AND B;$		
		F <= "1111"		
		END CASE :		
		END PROCESS ;		
		END Behavior;		
	The fur of the 2 ALU. Inputs 52 51 50 000 001 011 100 101 110 111	The functionality of the 74381 ALU.Inputs $\delta_2$ $\delta_1$ $\delta_0$ Outputs F0000000001 $B-A$ 010 $A-B$ 011 $A+B$ 100 $A$ XOR $B$ 101 $A$ OR $B$ 110 $A$ AND $B$ 1111111		

### VHDL Operators (used for synthesis)

Operator category	Operator symbol	Operation performed
Logical	AND OR NAND NOR XOR XNOR NOT	AND OR Not AND Not OR XOR Not XOR NOT
Relational	ILAX 1	Equality Inequality Granter than Less than Greater than or equal to Lass than or equal to
Arithmetic	+ - /	Addition Subtraction Multiplication Division
Concatenation	<b>š</b> :	Concatenation
Shift and Rotate	SLL SRL SRA ROL ROR	Shift left logical Shift right logical Shift left arithmetic Shift right arithmetic Rotate left Rotate right

Table 6.2. VHDL operators (used for synthesis).