Chapter 6 Combinational-Circuit Building Blocks

- Commonly used combinational building blocks in design of large circuits:
 - Multiplexers
 - Decoders
 - Encoders
 - Comparators
 - Arithmetic circuits

- A multiplexer (mux) has a number of data inputs, one or more select inputs, and one output.
- It selects and passes the signal value on one of the data inputs to the output.





Figure 6.1. A 2-to-1 multiplexer.



(a) Graphic symbol

(b) Truth table




Figure 6.2. A 4-to-1 multiplexer.

Chapter 6-3

Larger muxes could be constructed using smaller ones.




Figure 6.3. Using three 2-to-1 multiplexers to build a 4-to-1 multiplexer.





Figure 6.4. A 16-to-1 multiplexer using five 4-to-1 muxes

- Refer to Fig 6.5 and 6.6 for practical application of muxes in implementation of crossbars and programmable switches in FPGAs.
- General-purpose chips exist that contain muxes as their logic resources.
 Actel Corp and QuickLogic Corp offer FPGAs in which the logic block comprises muxes. TI offers gate array chips with mux based logic blocks.
- Muxes can also be used in a more general way to synthesize logic functions.


$w_1 w_2$	f	$\begin{array}{c} w_2 \\ w_1 \end{array}$
0 0	0	0
0 1	1	1
1 0	1	1
1 1	0	0

(a) Implementation using a 4-to-1 mux


Figure 6.7. Synthesis of an XOR gate using a mux



(b) Modified truth table



(c) Efficient implementation using 2-to-1 mux



(a) Original and modified truth tables




Figure 6.8. Implementation of the three-input majority function using a 4-to-1 multiplexer.

Chapter 6-6




Figure 6.9. Three-input XOR implemented with 2-to-1 multiplexers.





Figure 6.10. Three-input XOR function implemented with a 4-to-1 multiplexer.

Shannon's Expansion for synthesis using muxes

- Allows functions to be synthesized using combination of muxes and other logic gates.
- Shannon's Expansion theorem allows any Boolean function *f* to be written in the form:

$$f(w_1, w_2, \ldots, w_n) = \overline{w_1} \cdot f(0, w_2, \ldots, w_n) + w_1 \cdot f(1, w_2, \ldots, w_n)$$

Example: Shannon expansion of the majority function in terms of w_1 $f(w_1, w_2, w_3) = w_1w_2 + w_1w_3 + w_2w_3 = \overline{w_1}(w_2w_3) + w_1(w_2+w_3)$



Shannon's Expansion for synthesis using muxes

- Shannon Expansion can be done in terms of more than one variable.
- If it is done on two variables the resulting expression could be implemented using a 4-to-1 mux.
- Note that if Shannon Expansion is done in terms of all n variables, then the result is the canonical SOP of the function.






Figure 6.13. Three input majority function using only 2-to-1 muxes



(a) Using a 2-to-1 multiplexer



(b) Using a 4-to-1 multiplexer

Figure 6.12. Synthesis of
$$f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$$
 Chapter 6-10

- Decoders are used to decode encoded information.
- A *binary decoder* has *n* inputs and 2^n outputs. Only one of the output lines is asserted at a time, and each output corresponds to one valuation of the inputs.
- A decoder also typically has an enable input, En, that is used to enable or disable the output.
- If En is deasserted (En = 0) none of the decoder outputs is asserted.
- If En is asserted (En = 1) the valuation $w_{n-1}w_{n-2}...w_1w_0$ determines which of the output is asserted.
- An n-bit binary code in which exactly one of the bits is set to 1 at a time is called one-hot encoded.
- The outputs of a binary decoder are one-hot encoded.
- A decoder can be designed to have active-high or active-low outputs.





Figure 6.15. An n-to- 2^n binary decoder.



М0.

Figure 6.16. A 2-to-4 decoder.

Chapter 6-12




Figure 6.17. A 3-to-8 decoder using two 2-to-4 decoders.




Figure 6.18. A 4-to-16 decoder built using a decoder tree. Chapter 6-13

Building a multiplexer using a decoder





Figure 6.19. A 4-to-1 multiplexer built using a decoder.

Figure 6.20. A 4-to-1 multiplexer built using a decoder and tri-state buffers.

- One of the most important applications of decoders is for address decoding.
- The location of each row of memory cells is identified by its *address*.
- The first row has address 0 and the last row has address $2^{m}-1$, where m is the number of input signals used for addressing.
- Information stored in a row of memory cells can be accessed by asserting the corresponding select lines.
- A decoder with m inputs and 2^m outputs is used to generate the select signals.




Demultiplexers

- A demultiplexer (demux) circuit performs the opposite of a mux, i.e. switching the value of a single data input onto one of multiple data output lines.
- An n-to-2ⁿ decoder can be used as a 1-to-2ⁿ demux.
- However, in practice decoder circuits are used more often as decoders than as demuxes.

Example: a 2-to-4 decoder can be used as a 1-to-4 data demultiplexer.

In this case the En input serves as the data input for the demux, and the y_0 to y_3 outputs are the data outputs.

The valuation of w_1w_0 determines which of the outputs is set to the value of En.



Encoders

- An encoder performs the opposite function of a decoder. Often it is used to encode a given information into a more compact form.
- A binary encoder encodes data from 2^n inputs into an n-bit code. Exactly one of the input lines should have a value of 1, i.e. the input should be one-hot encoded data. The outputs present the binary number that identifies which input is 1.
- In binary encoders, all input patterns that have multiple 1s are not legal input code and hence are treated as don't-care conditions.
- Encoders are used to reduce the number of bits needed to represent given information, for example:
 - Helps reduce number of wires in a transmission link
 - Helps reduce number of bits in data storage

Encoders




Figure 6.22. A 2^n -to-n binary encoder.

W_3	W_2	<i>w</i> ₁	W_0	<i>y</i> ₁	<i>y</i> ₀		
0	0	0	1	0	0		
0	0	1	0	0	1		
0	1	0	0	1	0		
1	0	0	0	1	1		
	(a) Truth table						




Figure 6.23. A 4-to-2 binary encoder.

Chapter 6-18

Priority Encoders

- In a priority encoder each input has a priority level associated with it.
- The encoder output indicates the active input that has the highest priority.
- When an input with a high priority is asserted, the other inputs with lower priority are ignored.

Example: In the 4-to-2 priority encoder truth table (Fig 6.24) we assume w_0 has the lowest priority and w_3 has the highest priority.

The outputs y_1 and y_0 represent the binary number that identifies the highest priority input set to 1.

Since it is possible that all of the inputs could be left de-asserted (i.e. equal to 0), an output z is provided to indicate this condition.

z is set to 1 when at least one of the inputs is equal to 1. It is set to 0 when all inputs are equal to 0.

When z = 0, the outputs y_1 and y_0 are meaningless (don't cares).

Priority Encoders

- A logical circuit that implements the truth table can be synthesized by using the techniques studied earlier.
- A more convenient way is to define a set of intermediate signals, i₀, ..., i₃, such that each signal i_k is equal to 1 only if the input with the same index, w_k, represents the highest-priority input that is set to 1.

• Thus,
$$i_0 = \overline{w_3} \overline{w_2} \overline{w_1} w_0$$

$$i_1 = \overline{w_3} \overline{w_2} w_1$$

$$i_2 = \overline{w_3} w_2$$

$$i_3 = w_3$$

 Using the intermediate signals, the circuit for the priority encoder will have the same structure as the binary encoder in Fig 6.23 with

$$y_0 = i_1 + i_3$$


 $y_1 = i_2 + i_3$
and $z = i_0 + i_1 + i_2 + i_3$

W ₃	W_2	W ₁	W_0	<i>Y</i> ₁	y_0	Z
0	0	0	0	d	d	0
_	0	_	_	_	0	
0	0	1	Χ	0	1	1
0	1	X	Χ	1	0	1
1	Χ	X	Χ	1	1	1

Figure 6.24. Truth table for a 4-to-2 priority encoder.

BCD-to-7-segment code converter

- Converts binary-coded-decimal (BCD) code into signals suitable for driving seven-segment displays.
- For each valuation of inputs $w_3, ..., w_0$, the seven outputs are set to display the appropriate BCD digit. (see below)
- Note that the last 6 rows of the truth table are left as don't cares as they don't correspond to legal BCD codes.



<i>W</i> ₃	<i>W</i> ₂	<i>w</i> ₁	w_0	а	b	С	d	е	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1

(c) Truth table

Figure 6.25. A BCD-to-7-segment display code converter.

Arithmetic Comparison Circuits

- A comparator compares the relative sizes of two numbers.
- Consider a comparator that has two n-bit inputs, A and B, which represent unsigned binary numbers. It produces three outputs:
 - AeqB which is set to 1 if A = B
 - AgtB which is set to 1 if A > B
 - AltB which is set to 1 if A < B
- The desired comparator can be designed by creating a truth table that specifies the three outputs as a function of A and B.
- However, even for moderate values of n, the truth table is large.
- Alternatively, Let n = 4, $A = a_3 a_2 a_1 a_0$ and $B = b_3 b_2 b_1 b_0$
- Define intermediate signals i_3 , i_2 , i_1 , and i_0 . Each signal i_k is 1 if the bits of A and B with the same index are equal, i.e. $i_k = \overline{a_k \oplus b_k}$
- Thus, the comparator outputs are given by:

$$AeqB = i_{3}i_{2}i_{1}i_{0}$$

$$AgtB = a_{3}\overline{b}_{3} + i_{3}a_{2}\overline{b}_{2} + i_{3}i_{2}a_{1}\overline{b}_{1} + i_{3}i_{2}i_{1}a_{0}\overline{b}_{0}$$

$$AtlB = \overline{AeqB + AgtB}$$







Figure 6.26. A four-bit comparator circuit.

Full Adder










Figure 5.5. A decomposed implementation of the full-adder circuit.

Ripple-Carry Adder

- Cascade n full-adders using the carry signals to implement an n-bit adder.
- The carry bit propagates from lower to higher significant adder units.
- Each adder introduces a time delay, say Δt , before its s_i and c_{i+1} outputs are valid.
- The delay for the complete sum and carry out to be available is $n\Delta t$.
- The circuit is called ripple-carry adder because of the way the carry signals "ripple" through the full adder stages.




Figure 5.6. An *n*-bit ripple-carry adder.

n-bit Adder Application Example

- Build a circuit that multiplies an eight-bit unsigned number by 3.
- Let, $A = a_7 a_6 ... a_1 a_0$ denote the number and $P = p_0 p_1 ... p_1 p_0$ denote the product P = 3A. Note that 10 bits are needed to represent the product.




Figure 5.7. Circuit that multiplies an eight-bit unsigned number by 3.

Chapter 6-26

Adder/Subtractor Unit




Figure 5.13. Adder/subtractor unit.

If we assume that the n-bit adder is a ripple-carry adder, what is the worst case propagation delay?

The delay for c_{out} signal in a full adder is 2 gate delays.

For n-bit full adder the total delay is thus $n\Delta t = 2n$ gate delays.

If we assume the delay contribution by the XOR gates at the inputs to be about one gate delay, the total worst case delay would be 2n+1 gate delays

- To reduce the delay caused by the effect of carry propagation through the ripple-carry adder, for each stage we can attempt to evaluate on the spot whether the carry-in from the previous stage will have a value of 1 or 0.
- So this scheme will avoid the waiting of carries to ripple through the cascade network as it is the case in the ripple-carry adder.
- The carry-out function for stage i can be realized as:

$$C_{i+1} = x_i y_i + x_i C_i + y_i C_i$$

$$C_{i+1} = x_i y_i + (x_i + y_i) C_i$$

$$C_{i+1} = g_i + p_i C_i$$

where generate (g_i) and propagate (p_i) functions are defined as:

$$g_i = x_i y_i$$
$$p_i = x_i + y_i$$

- Thus, g_i is 1 when both x_i and y_i are equal, regardless of the value of the incoming carry c_i to this stage.
- The effect of p_i is, if it is equal to 1 then a carry-in of $c_i = 1$ will be propagated through stage i.

Expanding c_{i+1} in terms of c_{i-1} gives:

$$c_{i+1} = g_i + p_i c_i = g_i + p_i (g_{i-1} + p_{i-1} c_{i-1})$$

= $g_i + p_i g_{i-1} + p_i p_{i-1} c_{i-1}$

If we continue the expansion until we end with stage 0, we obtain:

$$c_{i+1} = g_i + p_i g_{i-1} + p_i p_{i-1} g_{i-2} + \dots + p_i p_{i-1} \dots p_2 p_1 g_0 + p_i p_{i-1} \dots p_2 p_1 g_0 c_0$$

This expansion represents a 2-level AND-OR realization in which c_{i+1} is evaluated very quickly. The adder based on this expansion is called *carry-lookahead adder*.

- The speed of a circuit is limited by the longest delay along the paths through the circuit, often referred to as the *critical-path delay*, and the path that causes this delay is called the *critical path*.
- The slow speed of ripple-carry adder is due to the long path along which a carry must propagate (see Fig 5.15). The critical path is from x₀ and y₀ to c₂. It passes through 5 gates as highlighted in blue. Thus, for an n-bit ripple-carry adder the total delay along the critical path is 2n+1.
- For the carry-lookahead adder (see Fig 5.16), the critical path for producing c_2 is the same as that for c_1 , it is just 3 gate delays. Extending to n bits, the final carry-out c_n would also be produced after 3 gate delays.

Chapter 6-29




Figure 5.15. A ripple-carry adder based on expression 5.3.

Figure 5.16. The first two stages of a carry-lookahead adder. Chapter 6-30




Figure 5.19. An alternative design for a carry-lookahead adder.

Chapter 6-31

A hierarchical adder design

- The complexity of an n-bit carry-lookahead adder increases rapidly with n.
 To reduce the complexity, a hierarchical design is common.
- For example, we can build a 32-bit adder by dividing it into four 8-bit adder blocks each of which are implemented as 8-bit carry-lookahead adder.
- The carry-out signals from the four blocks are c_8 , c_{16} , c_{24} , and c_{32} .
- We have two possibilities to connect the four adder blocks:
 - 1. Connect the 4 blocks as 4 stages in ripple-carry adder (Fig. 5.17)
 - 2. Connect using second level carry-lookahead circuits (relies on group level generate and propagate P_i and G_i produced by each block) (Fig. 5.18)




Figure 5.17. A hierarchical carry-lookahead adder with ripple-carry between blocks.

Chapter 6-32

A hierarchical adder design




Figure 5.18. A hierarchical carry-lookahead adder.

BCD Addition

- Care has to be taken when adding two BCD digits since the sum may become invalid (i.e. exceed 9).
- Let $X = x_3x_2x_1x_0$ and $Y = y_3y_2y_1y_0$ represent two BCD digits and let $S = s_3s_2s_1s_0$ be the desired sum digit, S = X + Y.
- If $X + Y \le 9$, then the addition is just like addition of two 4-bit unsigned numbers.
- But, if X + Y > 9, then the result requires two BCD digits, moreover the 4-bit sum obtained from the 4-bit adder may be incorrect. Thus in this case a correction needs to be applied to the result.
- The necessary correction arises from the fact that 4-bit binary addition is a modulo-16 scheme, whereas decimal addition is a modulo-10 scheme.
- Therefore, a correct decimal digit can be generated by adding 6 to the result of the 4-bit addition whenever it exceeds 9.

```
Z = X + Y
If Z \le 9, then S = Z and carry-out = 0
if Z > 9, then S = Z + 6 and carry-out = 1
```

BCD Addition




Figure 5.36. Block diagram for a one-digit BCD adder.

Figure 5.38. Circuit for a one-digit BCD adder.

Design Using CAD Tools

- Schematic capture tools provide a library of graphical symbols that represent basic logic gates. These gates are used to create schematics of relatively simple circuits.
- Most tools also provide a library of commonly used circuits or modules, such as adders. Each module can be imported into a schematic as part of a larger circuit.
- In some CAD systems such modules are called macrofunctions or megafunctions.
- Two main types of macrofunctions:
 - 1. Technology-dependent macrofunction designed for specific type of chip
 - 2. *Technology-independent macrofunction* can be implemented in any type of chip.
- Library of Parameterized Modules (LPM) is included as part of the Quartus II CAD system.
 - Each module in the library is technology independent
 - Each module is parameterized, i.e. it can be used in a variety of ways that can be configured by using the CAD tools.

Design Using CAD Tools

- Example: The library includes an n-bit adder/subtractor module, named lpm_add_sub.
 - Important parameters:
 - LPM_WIDTH: specifies the number of bits, *n*, in the adder
 - LPM_REPRESENTATION : specifies whether to use signed or unsigned integers. This affects only the way the module determines overflow.




Figure 5.20. Schematic using an LPM adder/subtractor module, with LPM WIDTH = 16, and signed representation

Design Using CAD Tools




Figure 5.21. Simulation results for the LPM adder.

n-bit adder in VHDL

 Hierarchical design of an n-bit ripple-carry adder using n instances of full-adders.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY fulladd IS
        PORT ( Cin, x, y : IN STD_LOGIC;
            s, Cout : OUT STD_LOGIC);

END fulladd;

ARCHITECTURE LogicFunc OF fulladd IS
BEGIN
        s <= x XOR y XOR Cin;
        Cout <= (x AND y) OR (Cin AND x) OR (Cin AND y);
END LogicFunc;
```

Figure 5.22. VHDL code for the full-adder.

n-bit adder in VHDL

```
LIBRARY ieee :
USE ieee.std logic 1164.all;
ENTITY adder4 IS
     PORT (Cin
                              : IN STD LOGIC ;
              x3, x2, x1, x0 : IN STD_LOGIC;
              y3, y2, y1, y0 : IN STD_LOGIC;
              s3, s2, s1, s0 : OUT STD OGIC;
                              : OUT STD LOGIC);
              Cout
END adder4:
                                                                component
                                                                declaration
ARCHITECTURE Structure OF adder4 IS
     SIGNAL c1, c2, c3 : STD LOGIC;
     COMPONENT fulladd
           PORT (Cin, x, y : IN STD LOGIC;
                    s, Cout : OUT STD_LOGIC );
                                                                 structural style
     END COMPONENT;
                                                                connecting
BEGIN
                                                                together sub-

→stage0: fulladd PORT MAP ( Cin, x0, y0, s0, c1 );
                                                                circuits
   stage1: fulladd PORT MAP ( c1, x1, y1, s1, c2 );
   stage2: fulladd PORT MAP ( c2, x2, y2, s2, c3 );
                                                                 positional
   stage3: fulladd PORT MAP (
                                                                 association
           Cin => c3, Cout => Cout, x => x3, y => y3, s => s3);
END Structure:
                                                                named
       Figure 5.23. VHDL code for a four-bit adder.
                                                                association
```

component instantiations

VHDL package

- Package allows VHDL constructs to be defined in one source file and then be used in other source code files.
- Data type declarations and component declarations are example constructs that are often placed in a package.
- The package declaration can be stored in a separate file or in the same source code with designs that use the package.
- Example in the fulladd_package below the fulladd component is declared.

Figure 5.24. Declaration of a package.

Using packages

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
                                               X, Y, S defined as
USE work.fulladd package.all;
                                               multi-bit signals
ENTITY adder4 IS
    PORT (Cin: IN
                             STD LOGIC;
                             STD LOGIC VECTOR(3 DOWNTO 0);
           X, Y : IN
                   : OUT STD LOGIC VECTOR(3 DOWNTO 0);
           S
           Cout : OUT STD LOGIC);
END adder4;
ARCHITECTURE Structure OF adder4 IS
    SIGNAL C: STD LOGIC VECTOR(1 TO 3);
BEGIN
    stage0: fulladd PORT MAP (Cin, X(0), Y(0), S(0), C(1));
    stage1: fulladd PORT MAP ( C(1), X(1), Y(1), S(1), C(2) );
    stage2: fulladd PORT MAP ( C(2), X(2), Y(2), S(2), C(3) );
    stage3: fulladd PORT MAP ( C(3), X(3), Y(3), S(3), Cout );
END Structure;
```

Figure 5.26. A four-bit adder defined using multibit signals.

Using the + operator

- VHDL provides arithmetic, logical and other operators.
- Since std_logic_1164 package does not specify that STD_LOGIC signals can be used with arithmetic operators, the package named std_logic_signed with STD_LOGIC_VECTOR signals or std_logic_arith with SIGNED signals could be used.
- When the code is compiled it generates an adder circuit to implement the + operator. When using the Quartus II CAD system, the adder used by the compiler is actually *lpm_add_sub* module.

Figure 5.27. VHDL code for a 16-bit adder.

Adder with carry and overflow

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_signed.all;
ENTITY adder 16 IS
   PORT (Cin
                 : IN STD_LOGIC ;
                     : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
          X, Y
                        : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
          Cout, Overflow: OUT STD_LOGIC);
END adder16;
ARCHITECTURE Behavior OF adder16 IS
   SIGNAL Sum: STD_LOGIC_VECTOR(16 DOWNTO 0);
BEGIN
   Sum \le (0' \& X) + (0' \& Y) + Cin;
   S \le Sum(15 DOWNTO 0);
   Cout < = Sum(16);
   Overflow \leq Sum(16) XOR X(15) XOR Y(15) XOR Sum(15);
END Behavior;
```

Figure 5.28. The 16-bit adder from Figure 5.27 with carry and overflow signals.

Adder with carry and overflow

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std_logic_arith.all;
ENTITY adder16 IS
    PORT (Cin
                            : IN
                                     STD LOGIC;
                                     SIGNED(15 DOWNTO 0);
            X, Y
                            : IN
                                     SIGNED(15 DOWNTO 0);
            S
                            : OUT
                                     STD LOGIC);
            Cout, Overflow : OUT
END adder16;
ARCHITECTURE Behavior OF adder16 IS
    SIGNAL Sum: SIGNED(16 DOWNTO 0);
BEGIN
    Sum \le ('0' \& X) + Y + Cin;
    S \leq Sum(15 DOWNTO 0);
    Cout \leq Sum(16);
    Overflow \leq Sum(16) XOR X(15) XOR Y(15) XOR Sum(15);
END Behavior;
```

Figure 5.29. Use of the arithmetic package.

One-digit BCD Adder

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic unsigned.all;
ENTITY BCD IS
    PORT ( X, Y: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
            S: OUT STD LOGIC VECTOR(4 DOWNTO 0));
END BCD;
ARCHITECTURE Behavior OF BCD IS
    SIGNAL Z: STD LOGIC VECTOR(4 DOWNTO 0);
    SIGNAL Adjust: STD LOGIC;
BEGIN
    Z \leq (0' \& X) + Y;
    Adjust \leq '1' WHEN Z > 9 ELSE '0';
    S \leq Z \text{ WHEN (Adjust = '0') ELSE } Z + 6;
END Behavior;
```

Figure 5.37. VHDL code for a one-digit BCD adder.

Comparator design using subtractor

The following circuit shows how the Z, N, and V signals can be used to determine the comparator outputs: X = Y, $X \le Y$, $X \le Y$, $X \ge Y$




Figure 5.42. A comparator circuit.

Comparator design using subtractor

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
USE work.fulladd package.all;
ENTITY comparator IS
    PORT (X, Y : IN STD LOGIC VECTOR(3 DOWNTO 0);
           V, N, Z: OUT STD LOGIC);
END comparator ;
ARCHITECTURE Structure OF comparator IS
    SIGNAL S: STD LOGIC VECTOR(3 DOWNTO 0);
    SIGNAL C: STD LOGIC VECTOR(1 TO 4);
BEGIN
    stage0: fulladd PORT MAP ( '1', X(0), NOT Y(0), S(0), C(1) );
    stage1: fulladd PORT MAP ( C(1), X(1), NOT Y(1), S(1), C(2) );
    stage2: fulladd PORT MAP ( C(2), X(2), NOT Y(2), S(2), C(3) );
    stage3: fulladd PORT MAP ( C(3), X(3), NOT Y(3), S(3), C(4) );
    V \le C(4) XOR C(3);
    N \le S(3);
    Z <= '1' WHEN S(3 DOWNTO 0) = "0000" ELSE '0';
END Structure;
```

Figure 5.43. Structural VHDL code for the comparator circuit.

Comparator design using subtractor

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_signed.all;
ENTITY comparator IS
   PORT (X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
          V, N, Z : OUT STD\_LOGIC);
END comparator;
ARCHITECTURE Behavior OF comparator IS
    SIGNAL S : STD_LOGIC_VECTOR(4 DOWNTO 0) ;
BEGIN
   S \le (0' \& X) - Y:
   V \le S(4) XOR X(3) XOR Y(3) XOR S(3);
   N \le S(3);
   Z \le 1' WHEN S(3 DOWNTO 0) = 0 ELSE '0';
END Behavior;
```

Figure 5.44. Behavioral VHDL code for the comparator circuit.

Selected Signal Assignment

- Selected signal assignment allows a signal to be assigned one of several values, based on a selection criteria. It begins with the construct 'WITH's SLECT' where s is used for a selection criterion.
- WHEN clause must be included for every possible value of s.
- Keyword OTHERS is a convenient way to account for all logic values that are not explicitly listed in a WHEN clause.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux2to1 IS

PORT ( w0, w1, s: IN STD_LOGIC;
f : OUT STD_LOGIC);

END mux2to1;

ARCHITECTURE Behavior OF mux2to1 IS

BEGIN

WITH s SELECT
f <= w0 WHEN '0',
w1 WHEN OTHERS;

END Behavior;
```

Figure 6.27. VHDL code for a A 2-to-1 multiplexer.

4-to-1 MUX in VHDL

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux4to1 IS

PORT (w0, w1, w2, w3 : IN STD_LOGIC;

s : IN STD_LOGIC_VECTOR(1 DOWNTO 0);

f : OUT STD_LOGIC);

END mux4to1;

ARCHITECTURE Behavior OF mux4to1 IS

BEGIN

WITH s SELECT

f <= w0 WHEN "00",

w1 WHEN "01",

w2 WHEN "10",

w3 WHEN OTHERS;

END Behavior;
```

Figure 6.28. VHDL code for a 4-to-1 multiplexer (Part a).

Figure 6.28. VHDL code for a 4-to-1 multiplexer (Part b).

Hierarchical 16-to-1 MUX

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
LIBRARY work;
USE work.mux4to1 package.all;
ENTITY mux16to1 IS
     PORT (w: IN
                      STD LOGIC VECTOR(0 TO 15);
                      STD LOGIC VECTOR(3 DOWNTO 0);
             s:IN
             f:OUT STD LOGIC);
END mux16to1;
ARCHITECTURE Structure OF mux16to1 IS
     SIGNAL m: STD LOGIC VECTOR(0 TO 3);
BEGIN
      Mux1: mux4to1 PORT MAP ( w(0), w(1), w(2), w(3), s(1 DOWNTO 0), m(0) );
      Mux2: mux4to1 PORT MAP ( w(4), w(5), w(6), w(7), s(1 DOWNTO 0), m(1) );
      Mux3: mux4to1 PORT MAP ( w(8), w(9), w(10), w(11), s(1 DOWNTO 0), m(2) );
     Mux4: mux4to1 PORT MAP ( w(12), w(13), w(14), w(15), s(1 DOWNTO 0), m(3) );
     Mux5: mux4to1 PORT MAP ( m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f );
END Structure:
```




Figure 6.29. Hierarchical code for a 16-to-1 multiplexer.

2-to-4 binary decoder

```
LIBRARY ieee;
USE ieee.std_logic 1164.all;
ENTITY dec2to4 IS
    PORT (
                : IN
                         STD LOGIC VECTOR(1 DOWNTO 0);
            W
            En: IN STD LOGIC;
                      STD_LOGIC_VECTOR(0 TO 3));
                 : OUT
END dec2to4;
ARCHITECTURE Behavior OF dec2to4 IS
    SIGNAL Enw: STD LOGIC VECTOR(2 DOWNTO 0);
BEGIN
    Enw <= En & w; -- use VHDL concatenate (&) operator
    WITH Enw SELECT
            y <= "1000" WHEN "100",
                 "0100" WHEN "101",
                 "0010" WHEN "110",
                 "0001" WHEN "111",
                 "0000" WHEN OTHERS; -- i.e for cases when En=0
END Behavior;
```

Figure 6.30. VHDL code for a 2-to-4 binary decoder.

Conditional Signal Assignment

- Similar to the selected signal assignment, a conditional signal assignment allows a signal to be set to one of several values.
- WHEN ... ELSE clause is used for conditional signal assignment.
- The priority level associated with each WHEN clause in the conditional signal assignment is a key difference from the selected signal assignment, which has no such priority.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux2to1 IS

PORT (w0, w1, s : IN STD_LOGIC;

f : OUT STD_LOGIC);

END mux2to1;

ARCHITECTURE Behavior OF mux2to1 IS

BEGIN

f <= w0 WHEN s = '0' ELSE w1;

END Behavior;
```

Figure 6.31. A 2-to-1 multiplexer using a conditional signal assignment.

4-to-2 priority encoder

W ₃	W ₂	W ₁	W ₀	<i>y</i> ₁	y ₀	Z
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	Χ	0	1	1
0	1	X	X	1	0	1
1	X	X	Χ	1	1	1

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY priority IS
    PORT (w: IN STD LOGIC VECTOR(3 DOWNTO 0);
            y: OUT STD LOGIC VECTOR(1 DOWNTO 0);
            z : OUT STD LOGIC);
END priority;
ARCHITECTURE Behavior OF priority IS
BEGIN
            "11" WHEN w(3) = '1' ELSE
    V \leq =
            "10" WHEN w(2) = '1' ELSE
            "01" WHEN w(1) = '1' ELSE
            "00":
    z \le 0' \text{ WHEN } w = 0000'' \text{ ELSE } 1';
END Behavior;
```

Figure 6.32. VHDL code for a priority encoder.

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY priority IS
    PORT ( w: IN
                      STD LOGIC VECTOR(3 DOWNTO 0);
            y:OUT
                      STD LOGIC VECTOR(1 DOWNTO 0);
            z: OUT
                      STD_LOGIC);
END priority;
ARCHITECTURE Behavior OF priority IS
BEGIN
    WITH w SELECT
         y <= "00" WHEN "0001",
              "01" WHEN "0010",
              "01" WHEN "0011",
              "10" WHEN "0100",
              "10" WHEN "0101",
              "10" WHEN "0110",
              "10" WHEN "0111",
              "11" WHEN OTHERS;
    WITH w SELECT
         z \le 0' \text{ WHEN "0000"},
              '1' WHEN OTHERS;
END Behavior;
```

Figure 6.33. Less efficient code for a priority encoder.

Comparator using relational operator

- Use the package named std_logic_unsigned to allow the use of relational operators on UNSIGNED binary numbers.
- Alternately, we can use the package named std_logic_arith for both UNSIGNED and SIGNED data types.
- The VHDL compiler instantiates a predefined module to implement each of the comparison operations.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY compare IS
PORT (A, B : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
AeqB, AgtB, AltB : OUT STD_LOGIC);

END compare;

ARCHITECTURE Behavior OF compare IS
BEGIN
AeqB <= '1' WHEN A = B ELSE '0';
AgtB <= '1' WHEN A > B ELSE '0';
AltB <= '1' WHEN A < B ELSE '0';
END Behavior;
```

```
Figure 6.34. VHDL code for a four-bit comparator.
```

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY compare IS
PORT (A, B : IN SIGNED(3 DOWNTO 0);
AeqB, AgtB, AltB : OUT STD_LOGIC);
END compare;

ARCHITECTURE Behavior OF compare IS
BEGIN
AeqB <= '1' WHEN A = B ELSE '0';
AgtB <= '1' WHEN A > B ELSE '0';
AltB <= '1' WHEN A < B ELSE '0';
END Behavior;
```

Figure 6.35. The code from Figure 6.34 for signed numbers.

Generate Statements

 VHDL provides the 'FOR GENERATE' and 'IF GENERATE' statements for describing regularly structured hierarchical code.

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE work.mux4to1 package.all;
ENTITY mux16to1 IS
                     PORT ( w : IN
                                                                                                           STD LOGIC VECTOR(0 TO 15);
                                                                                                           STD LOGIC VECTOR(3 DOWNTO 0);
                                                                        : IN
                                                                      : OUT
                                                                                                           STD LOGIC);
END mux16to1;
ARCHITECTURE Structure OF mux16to1 IS
                     SIGNAL m: STD LOGIC VECTOR(0 TO 3);
BEGIN
                     G1: FOR I IN 0 TO 3 GENERATE
                                       Muxes: mux4to1 PORT MAP (
                                                          w(4*i), w(4*i+1), w(4*i+2), w(4*i+3), w(4*i+
                      END GENERATE;
                     Mux5: mux4to1 PORT MAP ( m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f );
END Structure;
```

Figure 6.36. Code for a 16-to-1 multiplexer using a generate statement.

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY dec4to16 IS
    PORT (
             \mathbf{w} : \mathbf{IN}
                        STD LOGIC VECTOR(3 DOWNTO 0);
             En : IN STD_LOGIC;
                 : OUT STD LOGIC VECTOR(0 TO 15));
END dec4to16:
ARCHITECTURE Structure OF dec4to16 IS
    COMPONENT dec2to4
                 w : IN STD LOGIC VECTOR(1 DOWNTO 0);
         PORT (
                 En: IN
                            STD LOGIC;
                 y : OUT STD LOGIC VECTOR(0 TO 3));
    END COMPONENT;
    SIGNAL m: STD LOGIC VECTOR(0 TO 3);
BEGIN
    G1: FOR i IN 0 TO 3 GENERATE
         Dec ri: dec2to4 PORT MAP ( w(1 DOWNTO 0), m(i), y(4*i TO 4*i+3) );
         G2 \cdot IF i=3 GENERATE
             Dec left: dec2to4 PORT MAP ( w(i DOWNTO i-1), En, m );
         END GENERATE:
    END GENERATE;
END Structure;
```

Figure 6.37. Hierarchical code for a 4-to-16 binary decoder (see Fig 6.18 and 6.30)

Concurrent vs. Sequential Assignment Statements

- Concurrent assignment statements has the property that the order in which they
 appear in VHDL code does not affect the meaning of the code. Examples of such
 statements:
 - Simple assignment statements (for logic or arithmetic expressions)
 - Selected assignment statements
 - Conditional assignment statements
- Sequential assignment statements the ordering of the statements may affect the meaning of the code. Examples:
 - IF ... THEN ... ELSE statement
 - CASE statement
- VHDL requires that sequential assignment statements be placed inside process statement, that begins with the PROCESS keyword followed by a parenthesized list of signals, called sensitivity list.
 - For a combinational circuit the sensitivity list includes all input signals that are used inside the process.
 - When there is a change in the value of any signal in the process's sensitivity list the process becomes active. Once active the statements inside the process are evaluated in sequential order.
 - Any assignment made to signals inside the process are not visible outside the process until all of statements in the process have been evaluated.
 - If there are multiple assignments to the same signal, only the last one has any visible effect.
 - While statements in a process are sequential, the process statement itself is a concurrent statement.
 - A process statement is translated by the VHDL compiler into logic equations.

2-to-1 MUX using if...then...else

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY mux2to1 IS
    PORT ( w0, w1, s : IN STD_LOGIC;
                     : OUT STD_LOGIC);
END mux2to1;
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
    PROCESS (w0, w1, s)
    BEGIN
        IF s = '0' THEN
           f \le w0;
        ELSE
           f \le w1:
        END IF;
    END PROCESS;
END Behavior;
```

Figure 6.38. A 2-to-1 multiplexer specified using an if-then-else statement

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY mux2to1 IS
   PORT ( w0, w1, s : IN STD_LOGIC;
                : OUT STD_LOGIC);
END mux2to1;
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
    PROCESS (w0, w1, s)
    BEGIN
       f \le w0; -- assign default value for f
       IF s = '1' THEN
           f \le w1;
       END IF;
    END PROCESS;
END Behavior;
```

Actual assignment for f is *scheduled* to occur after all of the assignments in the process have been evaluated.

Figure 6.39. Alternative code for a 2-to-1 multiplexer using an if-then-else statement.

Priority encoder using if...then...else

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY priority IS
     PORT (w: IN STD LOGIC VECTOR(3 DOWNTO 0);
            y: OUT STD LOGIC VECTOR(1 DOWNTO 0);
            z: OUT STD LOGIC);
END priority;
ARCHITECTURE Behavior OF priority IS
BEGIN
     PROCESS (w)
     BEGIN
           IF w(3) = '1' THEN
                y \le "11";
           ELSIF w(2) = '1' THEN
                v \le "10";
           ELSIF w(1) = '1' THEN
                y \le "01":
          ELSE
                v \le "00";
          END IF;
     END PROCESS;
     z \le 0' \text{ WHEN } w = 0000'' \text{ ELSE '1'};
END Behavior;
```

VHDL syntax does not allow conditional assignment statement or selected assignment statement to appear inside a process.

Figure 6.40. A priority encoder specified using the if-then-else statement. Chapter 6-63

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY priority IS
    PORT ( w : IN STD LOGIC VECTOR(3 DOWNTO 0);
            y : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
            z : OUT STD_LOGIC);
END priority;
ARCHITECTURE Behavior OF priority IS
BEGIN
    PROCESS (w)
    BEGIN
        y \le "00";
        IF w(1) = '1' THEN y \le "01"; END IF;
        IF w(2) = '1' THEN y \le "10"; END IF;
        IF w(3) = '1' THEN v \le "11"; END IF;
        z \le '1';
        IF w = "0000" THEN z \le '0'; END IF;
    END PROCESS;
END Behavior;
```

Figure 6.41. Alternative code for the priority encoder.

1-bit equality comparator

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY compare1 IS
     PORT (A, B: IN
                        STD LOGIC;
           AeqB: OUT STD LOGIC);
END compare1;
ARCHITECTURE Behavior OF compare1 IS
BEGIN
     PROCESS (A, B)
     BEGIN
          AegB \le '0':
          IF A = B THEN
               AeqB \le '1';
          END IF;
     END PROCESS;
END Behavior;
```

Figure 6.42. Code for a one-bit equality comparator.

VHDL semantics stipulate that in cases where the code does not specify the value of a signal, the signal should retain its current value

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY implied IS
      PORT (A, B: IN STD LOGIC;
             AeqB: OUT STD LOGIC);
END implied;
ARCHITECTURE Behavior OF implied IS
BEGIN
      PROCESS (A, B)
      BEGIN
          -- AegB <= '0'; --taken out
          IF A = B THEN
               AeqB \le '1';
          END IF:
      END PROCESS;
END Behavior;
```

Figure 6.43. An example of code that results in **implied memory**.




Figure 6.44. The circuit generated from the code in Figure 6.43.

CASE Statement

 The case statement is similar to a selected signal assignment in that it has a selection signal and includes WHEN clauses for various valuations of this selection signal.

The case statement must include a WHEN clause for all possible valuations of the

selection signal.

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY mux2to1 IS
     PORT (w0, w1, s : IN
                          STD LOGIC;
                    : OUT STD LOGIC);
END mux2to1;
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
     PROCESS (w0, w1, s)
     BEGIN
          CASE s IS
               WHEN '0' =>
                    f \le w0:
               WHEN OTHERS =>
                    f \le w1:
          END CASE:
     END PROCESS;
END Behavior;
```

Figure 6.45. A case statement that represents a 2-to-1 multiplexer.


Chapter 6-66

Process for 2-to-4 binary decoder

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY dec2to4 IS
    PORT ( w
                : IN
                         STD LOGIC VECTOR(1 DOWNTO 0);
            En: IN
                         STD LOGIC;
                : OUT
                         STD LOGIC VECTOR(0 TO 3));
END dec2to4;
ARCHITECTURE Behavior OF dec2to4 IS
BEGIN
    PROCESS (w, En)
    BEGIN
         IF En = '1' THEN
            CASE w IS
                 WHEN "00" =>
                                     y \le "1000";
                 WHEN "01" =>
                                     y \le "0100";
                 WHEN "10" =>
                                     y \le "0010";
                 WHEN OTHERS =>
                                     v \le "0001":
            END CASE;
         ELSE
            y \le "0000";
         END IF;
    END PROCESS;
END Behavior;
```

Figure 6.46. A process statement that describes a 2-to-4 binary decoder.

BCD-to7-segment decoder



W ₃	<i>W</i> ₂	<i>w</i> ₁	W_0	а	b	С	d	е	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1

Figure 6.25. A BCD-to-7-segment display code converter.

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY seg7 IS
     PORT (bcd: IN STD LOGIC VECTOR(3 DOWNTO 0);
           leds : OUT STD LOGIC VECTOR(1 TO 7) );
END seg7;
ARCHITECTURE Behavior OF seg7 IS
BEGIN
     PROCESS (bcd)
     BEGIN
          CASE bcd IS
                                                 abcdefg
             WHEN "0000"
                                               "1111110":
                           => leds
                           => leds
                                               "0110000";
             WHEN "0001"
                           => leds
                                               "1101101":
             WHEN "0010"
                                          \leq =
             WHEN "0011"
                           => leds
                                               "1111001";
                                          \leq =
             WHEN "0100"
                           => leds
                                               "0110011";
                                          \leq =
             WHEN "0101"
                           => leds
                                               "1011011";
                                          <=
                           => leds
             WHEN "0110"
                                               "1011111":
                                          \leq =
             WHEN "0111"
                           => leds
                                               "1110000";
                                          \leq =
                                                "1111111";
             WHEN "1000"
                           => leds
                                          \leq =
                                                "1110011":
             WHEN "1001" => leds
                                          <=
                                                "____" :
             WHEN OTHERS
                                  => leds <=
          END CASE;
     END PROCESS;
END Behavior;
```

Figure 6.47. Code that represents a BCD-to-7-segment decoder

Arithmetic Logic Unit (ALU)

Table 6.1	The functionality
	of the 74381
	ALU.

Operation	Inputs $s_2 s_1 s_0$	Outputs F
Clear	0 0 0	0000
B-A	0 0 1	B - A
А-В	010	A - B
ADD	0 1 1	A + B
XOR	100	A XOR B
OR	101	$A ext{ OR } B$
AND	110	A AND B
Preset	111	1111

Figure 6.48. Code that represents the functionality of the 74381 ALU chip.

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic unsigned.all;
ENTITY alu IS
    PORT (s
                    : IN
                             STD LOGIC VECTOR(2 DOWNTO 0);
                             STD LOGIC VECTOR(3 DOWNTO 0);
             A, B
                    : IN
                    : OUT
                             STD LOGIC VECTOR(3 DOWNTO 0));
END alu;
ARCHITECTURE Behavior OF alu IS
BEGIN
    PROCESS (s, A, B)
    BEGIN
         CASE s IS
             WHEN "000" =>
                    F \le "0000":
             WHEN "001" =>
                    F \leq B - A:
             WHEN "010" =>
                    F \leq A - B;
             WHEN "011" =>
                    F \le A + B:
             WHEN "100" =>
                    F \leq A XOR B;
             WHEN "101" =>
                    F \leq A OR B:
             WHEN "110" =>
                    F \leq A AND B;
             WHEN OTHERS =>
                    F \le "1111";
         END CASE;
    END PROCESS;
END Behavior;
```

VHDL Operators (used for synthesis)

Table 6.2. VHDL operators (used for synthesis).

Operator category	Operator symbol	Operation performed
Logical	AND	AND
	OR	OR.
	NAND	Not AND
	NOR	Not OR
	XOR	XOR
	XNOR	Not XOR
	NOT	NOT
	NOT	101
Relational	1 = 1	Equality
	/=	Inequality
	>	Greater than
	<	Less than
	>=	Greater than or equal to
	<=	Less than or equal to
Arithmetic	_	Addition
THITIMICOTO	5-	Subtraction
		Multiplication
	*/	Division
Concatenation	&z	Concatenation
Shift and Rotate	SLL	Shift left logical
	SRL	Shift right logical
	SLA	Shift left arithmetic
	SRA	Shift right arithmetic
	ROL	Rotate left
	ROR	Rotate right